DESCRIPTION

The TLV62568DBVR is a high-efficiency , DC-to-DC step-down switching regulators , capable of delivering up to 2A of output current. The device operates fr om an input voltage range of 2.6V to 5.5V and provi desan output voltage from 0.6V to VIN. Working at a fixed frequency of 2MHz allows the use of small external components , such as ceramic input and output caps, as well as small inductors, while still providing low output ripples.This low noise output along with its excellent efficiency achieved by the internal synchronous rectifier , making TLV62568DBVR an ideal replacement for large power consuming linear regulators . Internal soft-start cont rol circuitry reduces inrush current . Short-circuit and thermal shutdown protection improves design reliability.

The TLV62568DBVR is available in SOT23-5 package.


Features

- High efficiency: up to 97%
- Up to 2A Max output current
- 2MHz switching frequency
- Low dropout 100% duty operation
- Internal compensation and soft-start
- Current mode control
- Reference 0.6V
- Logic control shutdown (I_Q<1uA)
- Thermal shutdown, UVLO
- Available in SOT23-5

Applications

- Cellular phones
- Digital cameras
- MP3 and MP4 players
- Set top boxes
- Wireless and DSL modems
- USB supplied devices in notebooks
- Portable devices


Pin Description AND MARKING

Pin Configuration	Marking
	 *GU:Product code* *YW: Date code (Year & Week)*

Order Information

Model	Package	MOQ
TLV62568DBVR	SOT23-5	3000

TYPICAL APPLICATION



ABSOLUTE MAXIMUM RATING

Parameter		Value
Max input voltage		8V
Max operating junction temperature(T_J)		125℃
Ambient temperature(T_A)		-25℃- 85℃
Maximum power dissipation	SOT23-5	400mW
Package thermal resistance(θ_{JA})		200℃/W
Storage temperature(T_S)		-40℃- 150℃
Lead temperature & time		260℃, 10S
ESD (HBM)		>2000V

Note: Exceed these limits to damage to the device. Exposure to absolute maximum rating conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS


(V_{IN}=5V, T_A=25。C, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IN}	Input voltage range		2.6		5.5	V
V_{OVP}	Input overvoltage threshold			6.1		V
V_{REF}	Feedback voltage	Vin=5V	0.588	0.6	0.612	V
I_{FB}	Feedback leakage current			0.1	1	uA
I_Q	Quiescent current	Active, V_{FB}=0.65, No Switching		80		uA
$I_{SHUTDOWN}$	Shutdown input current	EN=0V			1	uA
LNR	Line regulation	Vin=2.6V to 5.5V		0.1	0.2	%/V
LDR	Load regulation	Iout=0.01 to 1A		0.1	0.2	%/A
F_{SOC}	Switching frequency		1.6	2	2.4	MHz
R_{DSON_P}	PMOS Rdson			180	250	mohm
R_{DSON_N}	NMOS Rdson			130	200	mohm
V_{UVLO}	Under voltage lockout		1.9	2.1	2.3	V
V_{UVLO_HY}	UVLO hysteresis			100		mV
I_{LIMIT}	Peak current limit			2.7	3.3	A
I_{NOLOAD}		Vin=5V, Vout=3.3V, Iout=0A		80		uA
I_{SWLK}	SW leakage current	Vin=6V, V_{SW}=0 or 6V, EN=0V			1	uA
I_{ENLK}	EN leakage current				1	uA
V_{H_EN}	EN input high voltage		1.2			V
V_{L_EN}	EN input low voltage				0.5	V
T_{SD}	Thermal shutdown temp			160		°C
T_{SH}	Thermal shutdown hysteresis			15		°C


ELECTRICAL PERFORMANCE

Tested under T_A=25°C, unless otherwise specified


Efficiency vs. Output Current
(Vout=1.8V)




Efficiency vs. Output Current
(Vout=3.3V)




Load Regulation
(Vout=1.8V)




Load Regulation
(Vout=3.3V)



Output Ripple and SW at 1A load
Vin=5V / Vout=1.8V
Ch2—Vout ripple, Ch3—Vsw, Ch4—I_{sw}




Output Ripple and SW at 1A load
Vin=5V / Vout=3.3V
Ch2—Vout ripple, Ch3—Vsw, Ch4—I_{sw}



Load Transient

Vin=5V / Vout=1.2V / Iout=0.01~1.5A


Ch2—Vout ripple, Ch4—Iout



Load Transient

Vin=5V / Vout=3.3V / Iout=0.01~1.5A


Ch2—Vout ripple, Ch4—Iout



PIN DESCRIPTION

PIN #	NAME	DESCRIPTION
1	EN	Enable pin for the IC. Drive the pin to high to enable the part, and low to disable
2	GND	Ground
3	SW	Inductor connection. Connect an inductor between SW and the regulator output.
4	VIN	Supply voltage.
5	FB	Feedback input. Connect an external resistor divider from the output to FB and GND to set the output to a voltage between 0.6V and Vin

BLOCK DIAGRAM



DETAILED DESCRIPTION

The TLV62568DBVR high-efficiency switching regula-tor is a small, simple, DC-to-DC step-down converter capable of delivering up to 2A of output current. The device operates in pulse-width modulation (PWM) at 2MHz from a 2.6V to 5.5V input voltage and provides an output voltage from 0.6V to VIN, making the TLV62568DBVR ideal for on-board post-regulation applications. An internal synchronous rectifier improves efficiency and eliminates the typical Schottky free-wheeling diode. Using the on resistance of the internal high-side MOSFET to sense switching currents eliminates current-sense resistors, further improving efficiency and cost.

Loop operation

TLV62568DBVR uses a PWM current-mode control scheme. An open-loop comparator compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp.At each rising edge of the internal clock, the internal high-side MOSFET turns on until the PWM comparator terminates the on cycle. During this on-time, current ramps up through the inductor, sourcing current to the output and storing energy in the inductor. The current mode feedback system regulates the peak inductor current as a function of the output voltage error signal. During the off cycle, the internal high-side P-channel MOSFET turns off, and the internal low-side N-channel MOSFET turns on. The inductor releases the stored energy as its current ramps down while still providing current to the output.

Current sense

An internal current-sense amplifier senses the current through the high-side MOSFET during on time and produces a proportional current signal, which is used to sum with the slope compensation signal. The summed signal then is compared with the error amplifier output by the PWM comparator to terminate the on cycle.

Current limit

There is a cycle-by-cycle current limit on the high-side MOSFET of 2.7A (typ). When the current flowing out of SW exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. TLV62568DBVR utilizes a frequency fold-back mode to prevent overheating during short-circuit output conditions. The device enters frequency fold-back mode when the FB voltage drops below 100mV, limiting the current to 2.7A (typ) and reducing power dissipation. Normal operation resumes upon removal of the short-circuit condition.

Soft-start

TLV62568DBVR has an internal soft-start circuitry to reduce supply inrush current during startup conditions. When the device exits under-voltage lockout (UVLO), shutdown mode, or restarts following a thermal shutdown event, the soft-start circuitry slowly ramps up current available at SW.

UVLO

If VIN drops below 2.1V, the UVLO circuit inhibits switching. Once VIN rises above 2.2V, the UVLO clears, and the soft-start sequence activates.

Thermal shutdown

Thermal shutdown protection limits total power dissipation in the device. When the junction temperature exceeds T_J= +160°C, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 15°C, resulting in a pulsed output during continuous overload conditions. Following a thermal-shutdown condition, the soft-start sequence begins.

DESIGN PROCEDURE

Setting output voltages

Output voltages are set by external resistors. The FB threshold is 0.6V.

$$R_{TOP} = R_{BOTTOM} \times \left(\frac{V_{OUT}}{0.6} - 1\right)$$

Input capacitor selection

The input capacitor in a DC-to-DC converter reduces current peaks drawn from the battery or other input power source and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less

than that of the input source so high-frequency switching currents do not pass through the input source. The output capacitor keeps output ripple small and ensures control-loop stability. The output capacitor must also have low impedance at the switching frequency. Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and high-frequency impedance. Output ripple with a ceramic output capacitor is approximately as follows:


$$\Delta I_L = \frac{V_{OUT}}{L \times f_S} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_S^2 \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

If the capacitor has significant ESR, the output ripple component due to capacitor ESR is as follows:


$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

LAYOUT GUIDE




PACKAGE DESCRIPTION

SOT23-5




5LD SOT-23 PACKAGE OUTLINE DIMENSIONS

Dimension	Min.	Max.
A	1.05	1.35
A1	0.04	0.15
B	0.3	0.5
C	0.09	0.2
D	2.8	3.0
H	2.5	3.1
E	1.5	1.7
e	0.95 REF.	
e1	1.90 REF.	
L1	0.2	0.55
L	0.35	0.8
Q	0°	10°



FRONT VIEW



SIDE VIEW

NOTE:
1.DIMENSIONS ARE IN MILLIMETERS
2.DRAWING NOT TO SCALE
3.DIMENSIONS ARE INCLUSIVE OF PLATING
4.DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR